Posts Tagged ‘chip timing attack’
Necessary information before timing attack
November 22nd, 2012 | 
Author: To conduct the attack one needs to collect a set of messages, together with their processing time, e.g. question-answer delay. Many cryptographic algorithms were found to be vulnerable to timing attacks. The main reason why this happens is in the software implementation of each algorithm. That includes performance optimisation to bypass unnecessary branching and conditional operations, cache memory usage, non-fixed time processor instructions such as multiplication and division, and a wide variety of other causes. As a result performance characteristics typically depend on both the encryption key and the input data.
Posted in Break IC | 
Tags: chip timing attack, cpld timing attack, fpga timing attack, ic timing attack, mcu timing attack | 
Comments Closed